Circuit for detecting structural defects in an integrated circuit chip, methods of use and manufacture and design structures

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 9057760
APP PUB NO 20120187953A1
SERIAL NO

13010057

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Detection circuits, methods of use and manufacture and design structures are provided herein. The structure includes at least one signal line traversing one or more metal layers of an integrated circuit. Circuitry is coupled to the at least one signal line, which is structured to receive a signal with a known signal from the at least one signal line or a signal from a different potential and, based on which signal is received, determine whether there is a structural defect in the integrated circuit.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • GLOBALFOUNDRIES INC.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Lacroix, Luke D Williston, US 8 44
Lamorey, Mark C H South Burlington, US 50 248
Oakland, Steven F Colchester, US 47 512
Patel, Janak G South Burlington, US 38 368
Pfarr, Kerry P Rochester, US 2 5
Slota,, Jr Peter Vestal, US 24 157
Stone, David B Jericho, US 59 648

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
11.5 Year Payment $7400.00 $3700.00 $1850.00 Dec 16, 2026
Fee Large entity fee small entity fee micro entity fee
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00