Method of manufacturing semiconductor device, and mask

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 9069254
APP PUB NO 20130323928A1
SERIAL NO

13897657

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An improvement is achieved in the performance of a semiconductor device. A method of manufacturing the semiconductor device includes an exposure step of subjecting a resist film formed over a substrate to pattern exposure using EUV light reflected by the top surface of an EUV mask which is a reflection-type mask. In the exposure step, the EUV mask is held with the cleaned back surface thereof being in contact with a mask stage. In the EUV mask, the water repellency of the side surface thereof is higher than the water repellency of the top surface thereof. After the exposure step, the resist film subjected to the pattern exposure is developed to form a resist pattern.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
RENESAS ELECTRONICS CORPORATIONTOKYO 135-0061

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Tanaka, Toshihiko Kanagawa, JP 219 2895

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
11.5 Year Payment $7400.00 $3700.00 $1850.00 Dec 30, 2026
Fee Large entity fee small entity fee micro entity fee
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00