Method and apparatus for a zero voltage processor sleep state
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jul 14, 2015
Issued Date -
N/A
app pub date -
Apr 16, 2014
filing date -
Jul 27, 2004
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
Embodiments of the invention relate to a method and apparatus for a zero voltage processor sleep state. A voltage regulator may be coupled to a processor to provide an operating voltage to the processor. During a transition to a zero voltage power management state for the processor, the operational voltage applied to the processor by the voltage regulator may be reduced to approximately zero while an external voltage is continuously applied to a portion of the processor to save state variables of the processor during the zero voltage management power state.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully