Method of producing precision vertical and horizontal layers in a vertical semiconductor structure

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 9087896
APP PUB NO 20140103423A1
SERIAL NO

14048502

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present invention relates to providing layers of different thickness on vertical and horizontal surfaces (15, 20) of a vertical semiconductor device (1). In particular the invention relates to gate electrodes and the formation of precision layers (28) in semiconductor structures comprising a substrate (10) and an elongated structure (5) essentially standing up from the substrate. According to the method of the invention the vertical geometry of the device (1) is utilized in combination with either anisotropic deposition or anisotropic removal of deposited material to form vertical or horizontal layers of very high precision.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
QUNANO ABLONGDE SWEDEN LUND SKANE

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Lind, Erik Malmo, SE 12 245
Lowgren, Truls Malmo, SE 12 333
Ohlsson, Jonas Malmo, SE 66 1324
Samuelson, Lars Malmo, SE 38 601
Wernersson, Lars-Erik Lund, SE 17 278

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
11.5 Year Payment $7400.00 $3700.00 $1850.00 Jan 21, 2027
Fee Large entity fee small entity fee micro entity fee
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00