Power semiconductor module with asymmetrical lead spacing

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 9210818
APP PUB NO 20150195928A1
SERIAL NO

14667185

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A power semiconductor has power terminals arranged in a row at one side of the housing, with control terminals arranged in a row at the other side of the housing. The spacing between adjacent power terminals is greater than the spacing between adjacent control terminals.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
IXYS SEMICONDUCTOR GMBHD-68623 LAMPERTHEIM

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Laschek-Enders, Andreas Bensheim, DE 7 47
Zschieschang, Olaf Viernheim, DE 11 45

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
11.5 Year Payment $7400.00 $3700.00 $1850.00 Jun 8, 2027
Fee Large entity fee small entity fee micro entity fee
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00