Methods of manufacturing flip chip semiconductor packages using double-sided thermal compression bonding

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 9252130
APP PUB NO 20140295618A1
SERIAL NO

13853810

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Methods of producing a semiconductor package using dual-sided thermal compression bonding includes providing a substrate having an upper surface and a lower surface. A first device having a first surface and a second surface can be provided along with a second device having a third surface and a fourth surface. The first surface of the first device can be coupled to the upper surface of the substrate while the third surface of the second device can be coupled to the lower surface of the substrate, the coupling occurring simultaneously to produce the semiconductor package.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • STATS CHIPPAC PTE. LTE.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chi, HeeJo Kyoungki-do, KR 98 2708
Kang, KeonTaek Kyoungki-do, KR 2 15
Kim, KyungMoon Gyeonggi-do, KR 14 68
Kim, YoungChul Kyoungki-do, KR 37 343
Lee, HunTeak Gyeonggi-do, KR 47 175

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
11.5 Year Payment $7400.00 $3700.00 $1850.00 Aug 2, 2027
Fee Large entity fee small entity fee micro entity fee
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00