Continuous-time oversampling pipeline analog-to-digital converter
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Aug 30, 2016
Grant Date -
Feb 12, 2015
app pub date -
Oct 27, 2014
filing date -
Mar 15, 2013
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A converter may include multiple converter stages connected in series. Each converter stage may receive a clock signal and an analog input signal, and may generate an analog output signal and a digital output signal. Each converter stages may include an encoder generating the digital output signal, a decoder generating a reconstructed signal, a delaying converter generating a delayed signal, and an amplifier generating a residue signal, wherein the delayed signal may be a continuous current signal.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully