Method of packaging integrated circuits and a molded package

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 9487392
APP PUB NO 20150028435A1
SERIAL NO

14454247

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method of packaging integrated circuits includes providing a molded substrate that has a plurality of first semiconductor dies and a plurality of second semiconductor dies laterally spaced apart from one another and covered by a molding compound. The molding compound is thinned to expose at least some of the second semiconductor dies. The exposed second semiconductor dies are removed to form cavities in the molded substrate. A plurality of third semiconductor dies are inserted in the cavities formed in the molded substrate, and electrical connections are formed to the first semiconductor dies and to the third semiconductor dies.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • INFINEON TECHNOLOGIES AG

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kilger, Thomas Regenstauf, DE 28 184
Maier, Dominic Pleystein, DE 32 163
Wachter, Ulrich Regenburg, DE 15 164

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
7.5 Year Payment $3600.00 $1800.00 $900.00 May 8, 2024
11.5 Year Payment $7400.00 $3700.00 $1850.00 May 8, 2028
Fee Large entity fee small entity fee micro entity fee
Surcharge - 7.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00