TIMING ANALYSIS OF CIRCUITS USING SUB-CIRCUIT TIMING MODELS

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20160364519A1
SERIAL NO

14736692

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Examples of techniques for analyzing and generating timing reports for circuits are described herein. A computer-implemented method includes splitting a netlist or cross section of a circuit into sub-circuits. The method further includes building a timing graph by combining generated timing models of the sub-circuits. The method includes determining a full set of dependencies based on each sub-circuit's dependent configuration parameters. The method also further includes generating a sample plan for each sub-circuit. The method includes receiving results from a simulation for each sub-circuit based on the sample plan for each sub-circuit. The method includes generating algebraic forms for an early delay, a late delay, and a slew by curve fitting across the configuration parameters. The method includes propagating arrival times and slew in algebraic forms throughout the timing graph. The method includes evaluating checks based on selected projections from the timing graph to find a worst slack configuration.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTERNATIONAL BUSINESS MACHINES CORPORATIONNEW ORCHARD ROAD ARMONK NY 10504

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Allen, Robert J Jericho, US 128 2333
Danan, Yanai Tel Aviv, IL 5 11
Rao, Vasant B Hopewell Junction, US 12 44
Zhao, Xin Hopewell Junction, US 873 5849

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation