Transistor matching for generation of precise current ratios

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 9535445
APP PUB NO 20150286240A1
SERIAL NO

14245920

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Systems and methods are provided for generating accurate current ratios from a current mirror including an array of output transistor and a corresponding array of switches. Each switch couples in series with its corresponding output transistor. A control logic circuit controls the switches to cancel mismatches for the output transistors.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • LATTICE SEMICONDUCTOR CORPORATION

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Whitten, Trent Portland, US 6 40

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
7.5 Year Payment $3600.00 $1800.00 $900.00 Jul 3, 2024
11.5 Year Payment $7400.00 $3700.00 $1850.00 Jul 3, 2028
Fee Large entity fee small entity fee micro entity fee
Surcharge - 7.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00