Supply-switched dual cell memory bitcell
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jul 25, 2017
Issued Date -
N/A
app pub date -
Mar 24, 2016
filing date -
Mar 24, 2016
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
In one embodiment, a bit state in a supply-switched dual cell memory bitcell in accordance with the present description, may be read by coupling a supply line to a common node of the bitcell to drive complementary currents through complementary resistance state storage cells for a pair of complementary bit line signal lines of the bitcell. The bit state of the bitcell may be read by sensing complementary bit state signals on the pair of first and second complementary bit line signal lines. In one embodiment, each resistance state storage cell has a resistance state ferromagnetic device such as a magnetic-tunneling junction (MTJ). In one embodiment, a supply-switched dual cell memory bitcell in accordance with the present description may lack a source or select line (SL) signal line. Other aspects are described herein.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully