Semi-finished product for the production of a printed circuit board, method for producing a printed circuit board and printed circuit board

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 9763337
SERIAL NO

14652416

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A semi-finished product for the production of a printed circuit board having a plurality of alternately arranged insulating layers and conductive layers and at least one hard gold-plated edge connector is characterized by the hard gold-plated edge connector being arranged on an inner conductive layer of the semi-finished product and being fully covered by at least one group of an insulating layer and a conductive layer. The inventive Method for producing a printed circuit board having a plurality of alternately arranged insulating layers and conductive layers and at least one hard gold-plated edge connector, where an outer conductive layer is surface treated, is characterized by the steps of providing a hard gold-plated edge connector on a group of an insulating layer and a conductive layer, covering the conductive layer and the hard gold-plated edge connector with at least one group of an insulating layer and a conductive layer, surface-treating an outer conductive layer to form connector pads for wire bonding of electronic components, cutting the insulating layers and the conductive layers down to the conductive layer forming the hard gold-plated edge connector, removing the insulating layers and conductive layers from the hard gold-plated edge connector. The inventive printed circuit board comprised of a plurality of alternately arranged insulating layers and conductive layers and at least one hard gold-plated edge connector is characterized by the hard gold-plated edge connector being arranged on an inner conductive layer of the printed circuit board, and the inner conductive layer forming the hard gold-plated edge connector protruding from the plurality of insulating layers and conductive layers.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
AT&S AUSTRIA TECHNOLOGIE & SYSTEMTECHNIK AKTIENGESELLSCHAFTFABRIKSGASSE 13 LEOBEN-HINTERBERG 8700

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Jäger, Stefan Vienna, AT 9 41
Judge, Thomas Leoben, AT 3 14
Leitgeb, Markus Trofaiach, AT 60 182

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
7.5 Year Payment $3600.00 $1800.00 $900.00 Mar 12, 2025
11.5 Year Payment $7400.00 $3700.00 $1850.00 Mar 12, 2029
Fee Large entity fee small entity fee micro entity fee
Surcharge - 7.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00