Semiconductor memory device that randomizes data and randomizer thereof
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Mar 20, 2018
Issued Date -
N/A
app pub date -
Aug 31, 2016
filing date -
Dec 4, 2015
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A semiconductor memory device includes a NAND memory including a plurality of blocks, each of which is a unit of data erasing, and a controller. The controller is configured to select an initial value from a group of initial values, based on an address of the NAND memory in which data are to be written, set a value corresponding to the selected initial value to a linear feedback shift register circuit, randomize the data using an output value of the linear feedback shift register circuit, and write the randomized data to the address of the NAND memory. A size of each of the blocks S is smaller than 2n−1 bytes, n being a number of registers included in the linear feedback shift register circuit.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully