Method for forming silicide

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6333262
SERIAL NO

09636558

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method for forming silicide on a semiconductor wafer. The semiconductor wafer includes a doped silicon layer on a predetermined area of the semiconductor wafer, a metal layer positioned on the doped silicon layer, and a barrier layer covering the metal layer. A first rapid thermal processing (RTP) step is performed to make portions of the metal layer react with silicon inside the doped silicon layer so as to form a transitional silicide. The barrier layer and the portions of the metal layer that have not reacted with silicon are then removed. A dielectric layer is formed on the transitional silicide. Finally, a second rapid thermal processing (RTP) step is performed to make the transitional silicide react with portions of the doped silicon layer so as to form the silicide.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • UNITED MICROELECTRONICS CORP.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chang, Ruoh-Haw Po-Tzu, TW 4 21
Chen, Shu-Jen Hsin-Chu, TW 39 407
Tseng, Kuen-Syh Ping-Tung, TW 2 4

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation