Method for forming planar field effect transistors with source and drain an insulator and device constructed therefrom

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6147384
SERIAL NO

09375994

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method of forming a field effect transistor with source and drain on an insulator includes forming a first void region (11) in the outer surface of a semiconductor body (10) and forming a second void region (11) in the outer surface of a semiconductor body. The first void region is separated from the second void region by a portion of the semiconductor body (10). The method further includes depositing a dielectric material in the first void region to form a first insulating region (16) and depositing a dielectric material in the second void region to form a second insulating region (16). The method further includes planarizing the first and second insulating regions to define a planar surface (17). The method also includes forming a conductive source region (34) overlying the first insulating region, forming a conductive drain region (36) overlying the second insulating region, and forming a conductive gate body (24) overlying the planar surface and spaced apart from the conductive source region and the conductive drain region. A field effect transistor device (50) having a substrate (10) is provided. The transistor (50) includes a conductive gate body (24) and a gate insulator layer (32) having a planar outer surface adjacent to the conductive gate body and a planar inner surface (39). The transistor further includes first and second insulating regions (16) formed on the substrate. The transistor (50) also includes a conductive drain region (36) formed on the second insulating region and a conductive source region (34) formed on the first insulating region and spaced apart from the conductive gate body (24) opposite the conductive drain region (36). The conductive drain region and conductive source region define a portion of the planar inner surface (39).

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • TEXAS INSTRUMENTS INCORPORATED

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chen, Ih-Chin Richardson, TX 21 399

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation