Method of forming a MOS device with an additional layer

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7732289
APP PUB NO 20070010051A1
SERIAL NO

11174683

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method of forming MOS devices is provided. The method includes providing a semiconductor substrate, forming a gate dielectric over the semiconductor substrate, forming a gate electrode over the gate dielectric, forming a source/drain region in the semiconductor substrate, forming an additional layer, preferably by epitaxial growth, on the source/drain region, and siliciding at least a top portion of the additional layer. The additional layer compensates for at least a portion of the semiconductor material lost during manufacturing processes and increases the distance between the source/drain silicide and the substrate. As a result, the leakage current is reduced. A transistor formed using the preferred embodiment preferably includes a silicide over the gate electrode wherein the silicide extends beyond a sidewall boundary of the gate electrode.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chang, Chih-Chien Yuan-Li Township, Miow-Li County, TW 30 239
Chang, Chih-Wei Hsin-chu, TW 344 1168
Tsai, Pang-Yen Jhu-bei, TW 102 748
Wu, Chii-Ming Taipei, TW 105 1134

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation