Method to increase wafer utility by implementing deep trench in scribe line

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6214703
SERIAL NO

09292363

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method that teaches the formation of deep trenches within the surface of a semiconductor wafer, these deep trenches are used to separate the wafer into individual chips by applying stress to the wafer. The formation of the deep trenches uses exposing a thick layer of photoresist followed by etching. The etching is a two step etch, a stabilization etch and a main etch. The stress used to separate the wafer into individual chips can be invoked by applying physical force to the wafer.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chang, Chen-Yu Hsin-Chu, TW 13 373
Chen, Horng-Wen Taichung, TW 6 114

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation