Semiconductor memory device having a global data bus

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7227805
APP PUB NO 20050259499A1
SERIAL NO

11125447

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

There is provided a semiconductor design technology, particularly, a bus line arrangement method of global data bus in the semiconductor memory device. According to the invention, skew by lines can be not occurred, or can be minimized upon an issuance thereof. Further, upon its issuance, it is easy to compensate it relying on the specific rule. The present invention proposes a scheme that classifies data transmission units corresponding to each bank into plural groups, each group having some continuous data transmission units, and makes bus lines of the global data bus to be arranged alternately for each group. In other words, the global data bus line arrangement scheme suggested by the present invention may be defined as grouped alternate arrangement scheme. In this case, the overlap interval between adjacent global data bus lines can be reduced largely and skew problem by lines can also be solved.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • HYNIX SEMICONDUCTOR INC.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kim, Kyoung-Nam Kyoungki-do, KR 37 157
Yoon, Seok-Cheol Kyoungki-do, KR 36 309

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation