Thin multiple semiconductor die package

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7247933
APP PUB NO 20060231937A1
SERIAL NO

10542211

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method and apparatus for forming a multiple semiconductor die assembly (200, 300, 400) having a thin profile are presented. The semiconductor die assembly (200, 300, 400) comprises a plurality of die packages (100), with each die package (100) including a lead frame (10) having a plurality of leads (11) each having a down set portion (101) extending from (14). A semiconductor die (30) is disposed in a central region (12) of the lead frame (10) and is electrically connected (11). An encapsulant (50) is disposed in the central region (12) and covers to the semiconductor die (30) and a portion (11). The first surface (14) of the leads (11) and a first surface (34) of the semiconductor die (30) are substanial exposed from the encapsulant (50). The first surface (34) of the semiconductor die (30) and the down set portions (101) form a cavity (102). The semiconductor die packages (200, 300, 400) are stacked such that at least a portion of the encapsulant (50) is disposed in the cavity of a next higher semiconductor die package (200, 300, 400) in the stack.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • ADVANCED INTERCONNECT TECHNOLOGIES LIMITED;CORE NETWORKS LLC

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Juskey, Frank J Apopka, FL 32 2699
Lau, Daniel K San Francisco, CA 5 261

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation