Staggered pad array

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6037669
SERIAL NO

08740758

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A semiconductor die assembly of this invention includes a lead system in which the leads are arranged in a radial pattern. That is, in a group of leads associated with a single side of a semiconductor die, leads which are furthest from the middle are most angled from the perpendicular. The semiconductor die includes an outer row of bond pads which are located proximate to the edge of the semiconductor die and an inner row of bond pads, parallel to the first row and located toward the interior of the semiconductor die surface. In one embodiment, one of the rows of bond pads is regularly spaced, while the other row of bond pads is variably spaced. The bond pads of the variably spaced row are positioned such that a bond wire which connects a bond pad of the inner row to its associated lead will pass substantially medially between the centers of the two closest bond pads of the outer

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Payne, Robert L San Jose, CA 16 742
Shu, William K Sunnyvale, CA 5 136

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation