Low power retention flip-flops

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7908500
APP PUB NO 20090089599A1
SERIAL NO

11865661

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A microcontroller includes a processing unit having a processing unit having normal power mode of operation and a low power mode of operation. The processing unit further having digital circuitry connected to the processing unit having a plurality of logic circuits associated therewith for processing digital values. A plurality of retention flip-flops are associated with the digital circuitry for storing a logical state of at least one or more of the logic circuits within the digital circuitry when the processing unit enters the low power mode of operation. The plurality of retention flip flops include a first type of transistors for operating in both the low and high power modes of operation and a second type of transistors for operation only in the normal mode of operation and wherein substantially the remainder of the digital circuitry in the processing unit comprises the second type of transistors.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • SILICON LABORATORIES INC.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Guo, Xiaoling Austin, US 16 186
Shannon, Donelson A Dallas, US 3 36
Vogel, Gabriel Austin, US 8 124
Wei, Dazhi Austin, US 23 395
Westwick, Alan L Austin, US 43 666

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation