Semiconductor device including a floating gate memory cell with a superlattice channel

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7659539
APP PUB NO 20060243963A1
SERIAL NO

11381787

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A semiconductor device may include a semiconductor substrate and at least one non-volatile memory cell. The at least one memory cell may include spaced apart source and drain regions, and a superlattice channel including a plurality of stacked groups of layers on the semiconductor substrate between the source and drain regions. Each group of layers of the superlattice channel may include a plurality of stacked base semiconductor monolayers defining a base semiconductor portion and an energy band-modifying layer thereon, which may include at least one non-semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions. A floating gate may be adjacent the superlattice channel, and a control gate may be adjacent the second gate insulating layer.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ATOMERA INCORPORATED750 UNIVERSITY AVE SUITE 280 LOS GATOS CA 95032

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kreps, Scott A Southborough, US 39 2930
Rao, Kalipatnam Vivek Grafton, US 23 1371

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation