Split source drain transistor

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 11876057
SERIAL NO

18150942

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Systems, methods, circuits, and devices for providing and using transistors in a physically unclonable function (PUF) circuit. The transistors comprise a split source drain configuration including one or more inflection segments that increase process variations between the transistors such that each transistor generates a unique output signal.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • HONEYWELL FEDERAL MANUFACTURING & TECHNOLOGIES, LLC

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Trujillo, Joshua Joseph Overland Park, US 3 0
Zarkesh-Ha, Payman Albuquerque, US 32 176

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
3.5 Year Payment $1600.00 $800.00 $400.00 Jul 16, 2027
7.5 Year Payment $3600.00 $1800.00 $900.00 Jul 16, 2031
11.5 Year Payment $7400.00 $3700.00 $1850.00 Jul 16, 2035
Fee Large entity fee small entity fee micro entity fee
Surcharge - 3.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge - 7.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00