Semiconductor fabrication process, lateral PNP transistor, and integrated circuit

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7217609
SERIAL NO

10918057

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method in the fabrication of an integrated bipolar circuit comprises the steps of: providing a p-type substrate; forming in the substrate a buried n+-type region and an n-type region above the buried n.sup.+-type region; forming field isolation areas around the n-type region; forming a PMOS gate region on the n-type region; forming a diffused n.sup.+-type contact from the upper surface of the substrate to the buried n.sup.+-type region; the contact being separated from the n-type region; forming a p-type polysilicon source on the n-type region; forming a p-type source in the n-type region; forming a p-type drain in the n-type region; and connecting the PMOS transistor structure to operate as a PNP transistor, wherein the source is connected to the gate and constitutes an emitter of the PNP transistor; the drain constitutes a collector of the PNP transistor; and the n-type region constitutes a base of the PNP transistor.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • INFINEON TECHNOLOGIES AG

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Johansson, Ted Djursholm, SE 41 297
Norstrom, Hans Solna, SE 28 452

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation