Signal generating circuit capable of generating a validation signal and related method thereof

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7272673
APP PUB NO 20070096837A1
SERIAL NO

11163899

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A signal generating system for generating a validation signal includes: a phase lock loop (PLL) for locking an output clock to a specific clock frequency; and a digital signal generation circuit. The digital signal generating circuit includes: a triggering circuit, electrically coupled to the PLL, for determining whether the output clock of the PLL is in a frequency range, and outputting a triggering signal if the output clock is in a frequency range; and a signal generating device, electrically coupled to the triggering circuit and the PLL, for generating the validation signal according to the output clock when receiving the triggering signal; wherein before the output clock is in the frequency range, the PLL continuously outputs the output clock.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • MEDIATEK INC.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hsiao, Chuan-Cheng Hsin-Chu, TW 15 78
Liu, Chuan Hsin-Chu, TW 128 592
Tsai, Jeng-Horng Kao-Hsiung, TW 13 139

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation