System-on-chip including DRAM and analog device for improving DRAM capacitance and method for fabricating the same
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jul 11, 2006
Grant Date -
Mar 3, 2005
app pub date -
Aug 19, 2004
filing date -
Sep 1, 2003
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
Provided is an invention related to a SOC containing a DRAM and an analog device for increasing a capacitance of a capacitor in SOC and a method of fabricating the SOC. Two conductive layers are used for lower electrode in a capacitor for unit cells of the DRAM, and the whole surface of the upper electrode is capped with a second dielectric layer to maximally increase in the contact surface between the dielectric layer and the upper and lower electrodes.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully