Manufacturing method of semiconductor apparatus

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6274489
SERIAL NO

09033490

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A first convex portion and a second convex portion are formed on a semiconductor substrate at a prescribed interval, an impurity diffusing region is formed on an upper portion of the semiconductor substrate placed between the first and second convex portions, and a thinned first polysilicon film is formed on the impurity diffusing region and the first and second convex portions. Thereafter, arsenic ions are implanted into the first polysilicon film to make the first polysilicon film conductive. Thereafter, a second polysilicon film having a film thickness larger than that of the first polysilicon film is formed, and phosphorus ions are implanted into the second polysilicon film to make the second polysilicon film conductive. Thereafter, a tungsten silicide film is formed on the second polysilicon film, and the tungsten silicide film and the first and second polysilicon films are patterned. Therefore, a two-layer structured electrode wiring film composed of a patterned tungsten silicide film and a combination of a patterned first polysilicon film and a patterned second polysilicon film is formed. Because the first polysilicon film is thinned, the first polysilicon film can be sufficiently conductive. Therefore, the first polysilicon film is electrically connected with the second polysilicon film on the first and second convex portions even though the second polysilicon film is not sufficiently conductive, and the electrode wiring film can be electrically connected with the impurity diffusing region.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • SANYO ELECTRIC CO., LTD.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Matsuda, Toshiharu Gunma, JP 31 447
Ono, Masahiro Gunma, JP 120 1473
Sakamura, Masaji Tatebayashi, JP 7 75

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation