Averaging cell mismatches in integrated circuits
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Mar 12, 2002
Grant Date -
N/A
app pub date -
Dec 14, 1999
filing date -
Dec 14, 1999
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
An integrated circuit may include matched cells each having an active transconductor, wherein the matched cells are coupled together through respective active transconductor circuits to average the effect of comparator input-referred offsets. Each cell of the matched cells may have a first differential gain stage coupled to a second differential gain stage that is coupled to an output buffer stage, and an associated active transconductor circuit. The active transconductor of each cell is coupled to the gain stage of other cells to average the effect of cell mismatches.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully