Address generating circuit

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4901318
SERIAL NO

07184335

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An address generating circuit (13) generates a reading address for reading a buffer memory (16) so that so-called P and Q codes for a CD-ROM which have parameters i and j can be decoded. The reading address is obtainable based on a formula RDA=H+2L+p, where H is a starting address of one block not inluding synchronous signal or pattern, L is a symbolic location of a symbol, and p is a sign for designating that the symbol is included in a LSB byte plane or an MSB byte plane. A first full adder (25) generates the symbolic location L based on the parameter i and j with various constants being given from a constant generator (23) so as to give the symbolic location L to a second full adder (21). The starting address H is given from a writing address pointer (12a). The second full adder adds H, 2L and p to apply the reading address to an address bus. In addition, the symbolic location L is latched in a symbol off-set address (26) and, if necessary, fed-back to the first full adder through multiplexers (24, 27) when the next symbolic location is to be generated.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • SANYO ELECTRIC CO., LTD.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Tomisawa, Shin'ichiro Takatsuki, JP 5 23

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation