Method and apparatus employing integrated metrology for improved dielectric etch efficiency

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7265382
APP PUB NO 20040092047A1
SERIAL NO

10293595

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method and apparatus for processing a semiconductor wafer is provided for reducing dimensional variation by feeding forward information relating to photoresist mask CD and profile and underlying layer thickness measured at several points on the wafer to adjust the next process the inspected wafer will undergo (e.g., the etch process). After the processing step, dimensions of a structure formed by the process, such as the CD and depth of a trench formed by the process, are measured at several points on the wafer, and this information is fed back to the process tool to adjust the process for the next wafer to further reduce dimensional variation. In certain embodiments, the CD, profile, thickness and depth measurements, etch processing and post-etch cleaning are performed at a single module in a controlled environment. All of the transfer and processing steps performed by the module are performed in a clean environment, thereby increasing yield by avoiding exposing the wafer to the atmosphere and possible contamination between steps.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • APPLIED MATERIALS, INC.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hsueh, Gary San Francisco, CA 3 35
Lymberopoulos, Dimitris San Jose, CA 10 224
Mohan, Sukesh Fremont, CA 1 13

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation