Fault-tolerant multi-core microprocessing

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7206966
APP PUB NO 20050102565A1
SERIAL NO

10690727

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

One embodiment disclosed relates to a method of executing program code on a target microprocessor with multiple CPU cores thereon. One of the CPU cores is selected for testing, and inter-core context switching is performed. Parallel execution occurs of diagnostic code on the selected CPU core and the program code on remaining CPU cores. Another embodiment disclosed relates to a microprocessor having a plurality of CPU cores integrated on the microprocessor chip. Inter-core communications circuitry is coupled to each of the CPU cores and configured to perform context switching between the CPU cores.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Barr, Andrew Harvey Roseville, CA 59 867
Pomaranski, Ken Gary Roseville, CA 27 438
Shidla, Dale John Roseville, CA 18 261

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation