Method and circuit for preventing high voltage memory disturb

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7724603
APP PUB NO 20090034352A1
SERIAL NO

11833545

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A circuit and method reduces disturb in a memory array resulting from one of two supply voltages dropping below a predetermined value. Memory control logic is operated using a logic power domain. Higher voltages than that of the logic power domain are generated in response to an oscillator oscillating. The higher voltages are used to operate the memory array. Operation of the oscillator is controlled with the memory control logic when the logic power domain is at least at a first level or value. The oscillator is disabled when the logic power domain is below the first level. The disabling of the oscillator has the effect of preventing generation of the higher voltages. This facilitates preventing the higher voltages from reaching the memory array when they may not be properly controlled.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • NXP USA, INC.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Choy, Jon S Austin, US 46 468
Wang, Yanzhuo Austin, US 21 202

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation