Device for synchronizing the output pulses of a circuit with an input clock

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4813005
SERIAL NO

07065971

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A device for synchronizing the output test pattern signals of a test circuit with the clock signal of a device under test (DUT). The invention uses a programmable delay in the feedback loop of a phase locked loop system to adjust the phase of the test pattern signals to be synchronized with the clock of the device under test (DUT).

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • HEWLETT-PACKARD COMPANY

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Prater, David M Loveland, CO 12 299
Redig, Michael J Loveland, CO 1 13

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation