Method for fabricating semiconductor device

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6140192
SERIAL NO

09346554

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method for fabricating a semiconductor device. A substrate having a gate is provided. An ion implantation process is performed to form lightly doped source/drain region in the substrate. A liner layer and an insulation layer are formed over a substrate in sequence. A portion of the insulation layer is removed by an anisotropic etching process. The insulation layer remaining on sidewalls of the gate is used as a spacer. A top of the spacer is substantially level with an upper surface of the liner layer. An ion implantation process is performed to form heavily doped source/drain region in the substrate. A portion of the spacer is removed by wet etching. As a result, a top surface of the spacer is lower than the upper surface of the gate. The method can increase the exposed surface of the gate and maintain sufficient width of the lightly doped source/drain region to prevent the hot carrier effect and the short channel effect.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • UNITED MICROELECTRONICS CORP.;UNITED SILICON INCORPORATED

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Huang, Michael W C Taipei Hsien, TW 10 88
Lu, Hsiao-Ling Chung Ho, TW 11 64
Yew, Tri-Rung Hsinchu Hsien, TW 112 1595

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation