Method for manufacturing a memory cell for modification of revision identifier in an integrated circuit chip

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7341891
APP PUB NO 20040253778A1
SERIAL NO

10697889

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method for making a memory cell for reducing the cost and complexity of modifying a revision identifier (ID) or default register values associated with an integrated circuit (IC) chip, and a method for manufacturing the same. The cell, which may be termed a 'Meta-Memory Cell' (MMCEL), is implemented on metal layers only and utilizes a dual parallel metal ladder structure which traverses and covers each metal and via layer from the bottom to the top of the metal layer structure of the chip. One of the metal ladders is connected to a power supply at the bottom metal layer, corresponding to a logic 1, and another metal ladder is connected to ground at the bottom metal layer, corresponding to a logic 0. The output of the MMCEL can thus be inverted at any metal or via layer and can be inverted as often as required. Significant cost savings are achieved because a revision ID or default register bits may be modified by altering only those metal layers where design changes are necessary.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Catalasan, Manolito M Mission Viejo, CA 12 58
Rakshani, Vafa J Newport Coast, CA 7 44
Sippel, Tim Portland, OR 10 86
Spittles, Edmund H Chippenham, GB 6 42
Unda, Richard Fullerton, CA 7 47

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation