Charge Redistribution During Erase In Charge Trapping Memory

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20160064087A1
SERIAL NO

14472889

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Techniques are provided to accelerate the redistribution of the holes in connection with an erase operation, so that there will be a reduced amount of redistribution of the holes after programming. As a result, short-term charge loss after programming is reduced. In one aspect, a positive control gate voltage is applied to a set of memory cells after erase and before programming. The positive control gate voltage has a relatively low amplitude and a long duration, compared to a programming voltage. The positive control gate voltage can be adjusted based on the erase depth of the memory cells and factors such as a count of program-erase cycles, a count of erase-verify iterations, sensing of a position of the lower tail, and a cross-sectional width of a vertical pillar of a memory hole.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SANDISK TECHNOLOGIES LLC5080 SPECTRUM DRIVE SUITE 1050W ADDISON TX 75001

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Dong, Yingda San Jose, US 252 4841
Lu, Ching-Huang Fremont, US 103 883
Yuan, Jiahui Fremont, US 94 558

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation