High performance test interface
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Nov 13, 2001
Grant Date -
N/A
app pub date -
Jul 13, 1999
filing date -
Jul 13, 1998
priority date (Note) -
Expired
status (Latency Note)
Importance
Abstract
A test interface is used to connect an electronic device under test ('DUT'), such as a computer chip, to a tester. The interface utilizes a combination of spring forces and air pressure forces to extend and retract pogo pins, respectively. The pogo pins when extended contact conductive pads which are electrically connected to the DUT, perhaps via a DUT board. Springs are biased to extend the pins to contact the pads, and air pressure is used to retract the pins. Thus no air pressure or vacuum is required to maintain the pins in contact with the pads. When retracted, the pogo pins are shielded from damage by a shield, such as a board with holes in it for the pogo pins to pass through.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully