Semiconductor device used as high-speed switching device and power device

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7692242
SERIAL NO

11505337

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A low resistance layer is formed on a semiconductor substrate, and a high resistance layer formed on the low resistance layer. A source region of a first conductivity type is formed on a surface region of the high resistance layer. A drain region of the first conductivity type is formed at a distance from the source region. A first resurf region of the first conductivity type is formed in a surface region of the high resistance layer between the source region and the drain region. A channel region of a second conductivity type is formed between the source region and the first resurf region. A gate insulating film is formed on the channel region, and a gate electrode formed on the gate insulating film. An impurity concentration in the channel region under the gate electrode gradually lowers from the source region toward the first resurf region.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • KABUSHIKI KAISHA TOSHIBA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kawaguchi, Yusuke Miura-gun, JP 95 1588
Matsudai, Tomoko Tokyo, JP 146 1141
Matsushita, Kenichi Tokyo, JP 40 304
Yasuhara, Norio Kawasaki, JP 76 1113

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation