Method and interlevel dielectric structure for improved metal step coverage

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6812142
SERIAL NO

09712827

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A VLSI contact formation process in which a nitride layer is used to stop a wet oxide etch. An anisotropic plasma etch is used to cut a substantially vertical contact hole through the nitride and underlying layers. Thus, the resulting contact hole has a 'Y'-shaped profile.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • STMICROELECTRONICS, INC.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Nguyen, Loi Carrollton, TX 15 488
Sundaresan, Ravishankar Garland, TX 33 875

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation