Method of making an integrated circuit

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4583281
SERIAL NO

06711333

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method of forming in a silicon substrate an active region bounded by a field of silicon dioxide is described. On top of a mesa formed in the silicon substrate is provided a three layered structure including a first thin layer of silicon dioxide in contact with the top of the mesa, a second thicker layer of silicon nitride overlying the thin layer of silicon dioxide and a third layer of silicon dioxide overlying the layer of silicon nitride. A further layer of silicon nitride is formed over the three layered structure and the exposed surfaces of the silicon substrate. Spacer portions of silicon nitride are formed on the sides of the mesa and the three layered structure by anisotropically etching the fourth layer of silicon nitride. By controlling the thicknesses of the first, second and third layers, the width of the spacer portions is optimized to prevent lateral oxidation of the active region. By optimizing the thicknesses of the first and second layers of the three layered structure, lattice stresses in the active region resulting from thermal cycling of the device having layers with different thermal coefficients of expansion are reduced during field oxidation.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • GENERAL ELECTRIC COMPANY;INTERSIL CORPORATION

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Ghezzo, Mario Ballston Lake, NY 24 1085
Kim, Manjin J Schenectady, NY 17 547

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation