Memory module, error correction method of memory controller controlling the same, and computing system including the same
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Nov 22, 2022
Grant Date -
N/A
app pub date -
Sep 28, 2021
filing date -
Sep 20, 2019
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A memory module includes first memory chips, each having a first input/output width, and configured to store data, a second memory chip having a second input/output width and configured to store an error correction code for correcting an error in the data, and a driver circuit configured to receive a clock signal, a command, and an address from a memory controller and to transmit the clock signal, the command, and the address to the first memory chips and the second memory chip. An address depth of each of the first memory chips and an address depth of the second memory chip are different from each other.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully