Standardized bonding location process and apparatus

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6048753
SERIAL NO

09023826

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A process for making a semiconductor device and the resulting device having standardized die-to-substrate bonding locations are herein disclosed. The semiconductor die provides a standardized ball grid or other array of a particular size, pitch and pattern such that as the size, configuration or bond pad arrangement of the die changes, a standard substrate, (the term including leadframes) having a similarly standardized array of terminals or trace ends can be employed to form a semiconductor device. It is also contemplated that dice having markedly different circuitry but a common array pattern may be employed with the same substrate or other carrier.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • MICRON TECHNOLOGY, INC.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Farnworth, Warren M Nampa, ID 855 33428
Wood, Alan G Boise, ID 415 23088

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation