Method of forming contact holes of reduced dimensions by using in-situ formed polymeric sidewall spacers

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5895740
SERIAL NO

08747273

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method of forming cavities in a non-conducting layer on a semiconductor device is provided which can be carried out by first providing a pre-processed semi-conducting substrate which has a non-conducting layer and a patterned photoresist layer sequentially deposited and formed on top, and then conformally depositing a polymeric material layer on top of the non-conducting and the photoresist layer, and then etching the polymeric material layer to form polymeric sidewall spacers on the patterned photoresist layer, and then etching cavities in the non-conducting layer to expose the semi-conducting substrate. The polymeric sidewall spacers formed on the sidewalls of the photoresist openings allow the fabrication of cavities such as contact holes or line spacings of reduced dimensions while utilizing a conventional low cost photolithographic method for patterning.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • VANGUARD INTERNATIONAL SEMICONDUCTOR CORPORATION

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chien, Rong-Wu Chayi, TW 13 320
Yen, Tzu-Shih Taipei, TW 27 815

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation