Race condition improvements in dual match line architectures

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7203082
SERIAL NO

11144123

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Dual match line circuits having race condition improvements. A dual match line circuit may include precharge logic configured to precharge each of a hit match line, a miss match line and an evaluate node to an asserted state, where a coupling device couples the hit and miss match lines to the evaluate node. The miss match line may discharge through a number of load devices that may be activated by respective miss signals. A positive feedback circuit coupled to the miss match line may accelerate its discharge. The hit match line may be additionally coupled to discharge through a discharge path. The hit and miss match lines may be electrically isolated from one another, such that when any of the respective miss signals is asserted, current from the hit match line does not discharge through the miss match line.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • ORACLE AMERICA, INC.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Bhatia, Ajay Santa Clara, CA 72 437
Shastry, Shashank Santa Clara, CA 4 25
Wanzakhade, Sanjay M San Jose, CA 6 63

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation