Buffer memory configuration having a memory between a USB and a CPU

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6421770
SERIAL NO

09120160

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The buffer memory configuration has a memory disposed between a USB and a central processing unit. The memory can be mapped onto an address space which is exactly half as large as the memory itself. The first half of the memory defines a first memory page and the second half of the memory defines a second memory page, and each address in the address space is assigned exactly one memory location on each of the memory pages. A memory management unit generates a first significant bit which assigns in each case the two memory locations having the same address to the address space of the first memory page and to the address space of the second memory page. The buffer memory architecture enables the memory independently to manage the data to be transferred. The two memory pages serve to decouple the central processing unit CPU and the bus. Both memory pages are virtually visible to the user but only one of the memory pages can ever be addressed for data transfer. Consequently, overlapping of the writing cycles is avoided by arranging the transmitted data and the data to be read out in separate areas of the memory.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • INFINEON TECHNOLOGIES AG

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Barrenscheen, Jens Munchen, DE 162 942
Fenzl, Gunther Hohenkirchen-Siegertsbrunn, DE 23 348
Huch, Martin Munchen, DE 10 121

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation