Network packet buffer allocation optimization in memory bank systems

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7158438
SERIAL NO

11092010

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An arrangement of buffer in a memory unit including a plurality of memory banks may store information in rows that span the memory banks. Moreover, a processor may be adapted to (i) establish a plurality of buffers to be associated with the memory unit, wherein the size of each buffer is less than the width of a memory bank, and (ii) arrange for a selected buffer to begin in a memory bank other than a memory bank in which a previously selected buffer begins.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • INTEL CORPORATION

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Arunachalam, Senthil Nathan Sunnyvale, CA 2 12
Kuo, Chen-Chi Pleasanton, CA 74 260
Lakshmanamurthy, Sridhar Sunnyvale, CA 63 1029
Naik, Uday Fremont, CA 21 387

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation