Chip package and method for manufacturing the same

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6620650
SERIAL NO

10277834

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

In a chip package, when a Ni/Au layer is formed by electroless plating, there is no problem with density increasing of interconnections and the like, since leads for plating and tie bars are not formed. However, the adhesive strength of solder balls to ball pads is low, so that the adhesion tends to be unstable. In the present invention, no leads for plating are formed, while the adhesive strength of solder balls to ball pads is improved by electroplating the ball pads with a Ni/Au layer. In addition, an increase in the density of interconnections and an improvement of the electrical properties is also obtained. The Ni/Au layer is formed by electroplating on the base metal layer surface which is not covered with a DFR (Dry Film Resist) by applying an electric current to the base metal layer.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • SUMITOMO METAL (SMI) ELECTRONICS DEVICES INC.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kasai, Takeshi Yamaguchi, JP 19 462
Nakata, Yoshikazu Shiga, JP 4 83

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation