Semiconductor integrated circuit device

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7149113
SERIAL NO

11072309

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

To reduce cost of defect redundancy and trimming in a semiconductor integrated circuit having multiple layer wirings and copper wirings, an address for salvaging a defect of a memory cell array in a semiconductor is stored by using a nonvolatile memory element constituting a floating electrode by a first layer of polysilicon, or the nonvolatile memory element is programmed in testing the semiconductor integrated circuit. As a result, a special process is not needed in forming the nonvolatile memory element. In other words, the nonvolatile memory element can be formed in a process of forming a CMOS device and an apparatus of a laser beam for programming is not needed since the programming is carried out in testing. Thus, the time necessary for programming can be shortened, and, therefore, testing costs can be reduced.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • RENESAS ELECTRONICS CORPORATION

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Aoki, Masakazu Tokorozawa, JP 154 3185
Ishibashi, Koichiro Warabi, JP 204 3844
Nishimoto, Junichi Hachiouji, JP 44 547
Shukuri, Shoji Koganei, JP 110 2483
Yamaoka, Masanao Hachiouji, JP 126 2036
Yanagisawa, Kazumasa Kokubunji, JP 118 2111

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation