Semiconductor LSI circuit with scan circuit, scan circuit system, scanning test system and method

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7188288
APP PUB NO 20050160336A1
SERIAL NO

10981986

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A semiconductor LSI circuit provided with a scan circuit includes: to-be-tested combinational logic circuits; scan circuits adjacent to and disposed alternately with the combinational logic circuits; scan elements, which form the scan circuits; a first selector inserted in a first scan circuit scan and connects a first group of scan elements and a second group of scan elements; a second selector inserted in a second scan circuits and connects a third group of scan elements and a fourth group of scan elements; a first route provided in the first group of scan elements and extending from a scanning output terminal of a scan element; and a second route provided in a third group of scan elements and extending from the scanning output terminal of a scan element. The first selector selects either the first route or the second route.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • KABUSHIKI KAISHA TOSHIBA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Oiso, Masaki Tokyo, JP 3 5

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation