Latch sense amplifier circuit with an improved next stage buffer

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6407580
SERIAL NO

09362026

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present invention provides a next stage buffer receiving a pair of complementary signals from a flip-flop in a latch sense amplifier circuit, wherein the next stage buffer comprises: a plurality of logic gates of the same type, each of which individually includes a series connection of at least an individual first conductivity type field effect transistor individually provided to the plurality of logic gates and a common first conductivity type field effect transistor commonly provided to the plurality of logic gates, and the common first conductivity type field effect transistor is connected to a carrier supply line which supplies carriers to the common first conductivity type field effect transistor, so that the plurality of logic gates have a common node between the first conductivity type field effect transistors and the common first conductivity type field effect transistor.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • RENESAS ELECTRONICS CORPORATION

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Matsui, Yuuji Tokyo, JP 9 73
Takahashi, Hiroyuki Tokyo, JP 707 14588

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation